Enhancement mode operation in AlInN/GaN (MIS)HEMTs on Si substrates using a fluorine implant by Zaidi, ZH et al.
1 
 
Enhancement Mode operation in AlInN/GaN (MIS)HEMTs on Si Substrates 
using Fluorine Implant  
 
Z.H. Zaidi1, K.B. Lee1, I. Guiney2, H. Qian1, S. Jiang1, D.J. Wallis2, C.J. 
Humphreys2 and P.A. Houston1 
 
1 Department of Electronic and Electrical Engineering, The University of Sheffield, Mappin Street Sheffield, S1 3JD, 
United Kingdom 
 2 Department of Materials Science and Metallurgy, The University of Cambridge, 27 Charles Babbage Road 
Cambridge, CB3 0FS, United Kingdom  
*corresponding author: zaffar.zaidi@sheffield.ac.uk   
 
Abstract We have demonstrated enhancement mode operation of AlInN/GaN (MIS)HEMTs on Si 
substrates using the fluorine plasma implant technique. The plasma RF power and treatment time was 
optimized to prevent the penetration of the fluorine into the channel region to maintain high channel 
conductivity and transconductance. An analysis of the threshold voltage was carried out which defined 
the requirement for the fluorine sheet concentration to exceed the charge at the dielectric/AlInN 
interface to achieve an increase in the positive threshold voltage after deposition of the dielectric. This 
illustrates the importance of control of both the plasma conditions and the interfacial charge for a 
reproducible threshold voltage. A positive threshold voltage of +3V was achieved with a maximum 
drain current of 367 mA/mm at a forward gate bias of 10V.   
 
Introduction 
 
Lattice matched AlInN/GaN HEMTs are competing with conventional AlGaN/GaN HEMTs for RF, 
microwave frequency and high power amplifier applications [1-2]. One of the advantages of AlInN 
based HEMTs is the growth of stress free lattice matched structures which can improve device reliability 
by reducing mechanical strain in the structure. Additionally, high spontaneous polarization charge 
present in AlInN HEMTs favors high 2DEG density and the thin AlInN barrier offers high 
transconductance. 
 
Recently there has been intensive work on GaN HEMTs aimed at the development of enhancement 
mode operation for power control applications. Also, there is interest in developing normally-off GaN 
based HEMTs for RF, logic and gate drive circuit applications because of simpler circuit configurations, 
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reduced circuit size and fail safe operation [3]. Several techniques have been used to achieve 
enhancement mode operation in AlGaN/GaN devices including gate recessing [4], use of p-type cap 
layers [5], oxidation of the barrier [6], thin barrier structures [7] and incorporation of fluorine ions in the 
barrier region [8]. Each technology has its own merits and drawbacks and there is no clear winner for 
the development of the ultimate enhancement mode transistor. AlInN/GaN enhancement mode HEMTs 
have also been realized using thin barriers [9] and using a GaN/InAlN/GaN structure where the GaN cap 
reduces the 2DEG density [10]. However, devices with extremely thin barrier layer combinations suffer 
from high access resistance and may be difficult to reproduce uniformly across a wafer and from wafer 
to wafer. Recently published work using fluorine based plasma treatment [11] demonstrated a positive 
shift in the threshold voltage but only a small positive threshold voltage was achieved and attempts to 
increase the F dose resulted in reduced 2DEG mobility. About the same time, enhancement mode 
AlInN/GaN MISHEMTs on sapphire substrates were demonstrated with a threshold voltage of + 1.8 V 
[12] but detailed analysis and optimization were lacking in this work. In this paper, we achieved +3 V 
threshold voltage. Our previous recent work on this topic [13] was concentrated on achieving high 
blocking voltage. In this paper we present an analysis of control of the threshold voltage, studies of sub-
threshold slope and demonstrate that optimization of plasma exposure in the AlInN/GaN is required to 
achieve high positive threshold voltage combined with high transconductance (channel mobility). 
Comparisons are made with AlGaN/GaN HEMTs subject to equivalent fluorine plasma treatment. We 
achieved normally-off operation in AlInN/GaN HEMTs on 6-inch Si substrates with high positive 
threshold voltage combined with high transconductance and drain current.  
 
Device Fabrication and Measurement 
 
Both AlGaN and AlInN HEMT devices were fabricated from wafers grown by Metal Organic Chemical 
Vapor Deposition on 6-inch Si substrates. To facilitate the growth with lattice mismatched Si substrate a 
combination of an AlN nucleation layer and graded AlGaN layers were used in both structures. The 
barrier layer thickness extracted from the CV measurement for the Al0.26Ga0.74N HEMT layer was 30 nm 
and 13 nm for the Al0.83In0.17N HEMT. This includes a 1 nm mobility enhancement AlN layer present in 
both structures between the barrier layers and the GaN channel region. Both wafers were also capped 
with a 2 nm undoped GaN layer. A standard device fabrication procedure was followed up to the 
Ti/Al/Ti/Au (20 nm/100 nm/45 nm/55 nm) ohmic contact formation step. After this a 1 μm gate window 
was opened by optical lithography and the gate metal placed symmetrically between the source and 
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drain contacts (7 μm separation) and then fluorine plasma treatment was carried out in an inductively 
coupled plasma (ICP) chamber using CHF3 gas. Both high (150 W) and low (75 W) RF power 
exposures with the same gas flow and chamber pressure were carried out. The Ni/Au (20 nm/140 nm) 
self-aligned gate contact was deposited straight after the fluorine treatment using the same gate opening. 
For the fabrication of the metal insulator semiconductor (MIS) structure, a 25nm Plasma Enhanced 
Chemical Vapor Deposition (PECVD) SiNx layer was deposited before the gate metal. After gate 
formation, the samples were annealed under nitrogen gas in a rapid thermal annealing chamber at 500
0
C 
for 5 minutes to recover any plasma induced defects. Finally, Ti/Au (20 nm/200 nm) pads were 
deposited to allow electrical probing of the devices. The contact resistance and sheet resistance extracted 
from transmission line measurements for the AlGaN structure is 0.8 ohm.mm and 450 ohm/sq, whereas 
the AlInN structure yielded 0.4 ohm.mm and 240 ohm/sq respectively. Room temperature Hall 
measurements revealed a mobility of 1773 cm
2
V
-1
s
-1
 and 2DEG density of 6.8×10
12
 cm
-2
 in the AlGaN 
structure and 1717 cm
2
V
-1
s
-1
 and 1.3×10
13 
cm
-2
 in the AlInN structure. 
 
Results and Discussions 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fluorine ions have been demonstrated to behave as acceptor-like negatively charged particles in the 
barrier layer which results in 2DEG charge depletion directly beneath the implanted region [8] and a 
Figure: 1 Gate transfer characteristics of both AlGaN/GaN (black circles) and AlInN/GaN (red 
circles) HEMTs without (empty circles) and with (filled circles) fluorine implant under the same 
exposure conditions.  
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positive shift in the threshold voltage. Figure 1 shows the gate transfer characteristics of both 
AlGaN/GaN and AlInN/GaN HEMTs without and with the fluorine implant under the same exposure 
conditions (plasma exposure time and RF power). It can be seen that, despite having a higher 2DEG 
concentration, a much larger positive threshold voltage shift (~+4 V) is observed in the AlInN/GaN 
structure compared to the more conventional AlGaN/GaN HEMTs (~+2 V) for nominally the same dose 
of fluorine. This observation will be discussed later. 
 
One of the benefits of fluorine implantation in AlGaN HEMTs is the reduction in charge trap density 
near the barrier surface arising from the plasma processing [14]. This is also observed here in AlInN 
HEMTs. In the AlInN/GaN HEMT, the sub-threshold slope (S.S.) is reduced from 175 to 121 
mV/decade with the fluorine treatment (figure 1) which we interpret as resulting from a reduction in the 
interface trap charge density, Dit. Using the following expression [15]  
 
                                          = ( 
    
       
    
   
     
  
                             (1) 
 
where q is the electron charge, T is the absolute temperature in Kelvin, k is the Boltzmann constant and 
C is the gate capacitance per unit area, the measured Dit reduced from 8.8 to 4.7 × 10
12
 cm
2
eV
-1
 
following the fluorine treatment. Comparable observations for the AlGaN/GaN HEMT result in a 
reduction from 13.8 to 6.44 × 10
12
 cm
2
eV
-1
. 
 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
  
 
(a) 
 
(b) 
 
Figure: 2 (a) Gate transfer characteristics of fluorine implanted AlInN/GaN HEMTs with different exposure times and 
powers. (b) Transconductance plot of AlInN/GaN HEMTs with varying fluorine exposure time and powers. 
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The gate transfer characteristics and transconductance of AlInN/GaN HEMTs after exposure to fluorine 
plasma at RF powers of 150 W and 75 W with different exposure times are shown in figures 2(a) and (b) 
respectively. A systematic shift in the gate threshold voltage is observed with an increase in exposure 
time to fluorine plasma, consistent with an increased fluorine dosage. After the plasma exposure, 
samples are annealed at 500
o
C for 5 minutes to recover from any plasma induced defects. As shown in 
figure 2(b) the transconductance does not fully recover after annealing for the 150 W exposures in the 
AlInN/GaN devices. This is in contrast to the AlGaN/GaN HEMTs, where full recovery in the 
transconductance was observed after 500
o
C annealing. However, when the RF power was adjusted to 75 
W with longer exposure times compared to the 150 W (to offset the reduced flux from lower plasma 
energy), the transconductance of the AlInN/GaN HEMTs is recovered to the pre-implant values after 
annealing. We interpret the unrecoverable degradation in transconductance at the higher power (150 W), 
and hence higher energy, to the larger number of fluorine ions which have penetrated into the channel 
region (see figure 3), adversely affecting the 2DEG mobility.  
 
Due to the presence of the thin barrier, AlInN HEMTs can suffer from high gate leakage currents. A 
beneficial result of the fluorine implant is that the conduction band of the AlInN barrier is bent upward 
as shown schematically in figure 3 due to the negatively charged fluorine space charge. Consequently, 
the Schottky barrier height (ɸb) is effectively increased by ɸF, resulting in a suppression of the gate 
leakage by a factor of 30. Figure 4 shows the excellent enhancement mode IV characteristics with a 
positive threshold voltage of +0.5 V (defined by extrapolating a straight line from a point of peak 
transconductance on the drain current to zero), on-resistance, RON ~ 5 Ω.mm and a high 
transconductance of 275 mS/mm.   
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Figure: 3 AlInN/GaN heterostructure band diagram showing penetration of 
fluorine ions into GaN channel region at RF power of 150W. 
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Experimentally we find that, to achieve a positive threshold voltage shift by inserting a dielectric layer 
between the barrier and gate region, it is imperative to ensure that the HEMT structure receives 
sufficient fluorine plasma exposure to shift the threshold voltage into the positive region before the 
dielectric deposition. To understand this, a simplified expression for the threshold voltage was derived 
by applying Gauss’ law at the two charged interfaces of the device to solve for the voltage drops across 
the dielectric and AlInN barrier shown in figure 3. Setting the 2DEG sheet concentration to ns = 0 at a 
gate voltage Vg = Vth, the threshold voltage is given by 
 
            
       
 
 
      
 
 
      
 
 
   
 
 
  
 
          
  
  
         (2) 
 
              is the metal-dielectric barrier height under the gate, q is the electron charge, tB (td) is the 
thickness of barrier (dielectric),    (    is the dielectric constant of the barrier (dielectric), σ is the total 
polarisation charge at the barrier/channel interface and qF is the equivalent negative fluorine sheet 
charge which, when placed at the barrier/buffer interface, properly reflects the voltage change across the 
barrier and dielectric layers due to the real fluorine distribution in the barrier.       is the non-
polarisation net interface charge between the dielectric and the barrier, ∆EF is the difference in energy 
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Figure 4:  IV characteristics of enhancement mode AlInN/GaN HEMT 
after fluorine implant at 75W. 
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between the bottom of the conduction band at the channel and the Fermi level and         (      ) is the 
conduction band discontinuity at the hetero-structure (barrier/dielectric) interface.  
Examining equation 2, the term containing the dielectric thickness, td, requires the negative fluorine 
sheet concentration to overcome       for the required positive shift in threshold voltage as the 
dielectric layer thickness increases.       represents the total net unbalanced sheet charge, excluding 
fluorine, and is assumed concentrated at the AlInN barrier/dielectric interface. It can also take account of 
fixed charge in the dielectric bulk if present. This net charge is taken as positive in order to explain our 
experimental results.  Using equation 2 and the measured voltage shift for the fluorine implant before 
and after the SiN deposition, values of 1.7 x 10
13
 cm
-2
 and 1.28 x 10
13
 cm
-2
 were extracted for the 
equivalent fluorine sheet concentration and dielectric/barrier interfacial positive sheet charge, 
respectively. Factors affecting this charge include the surface condition of the AlInN barrier and the 
deposition conditions of the dielectric. In addition, as well as introducing the fluorine charge, the plasma 
treatment before dielectric deposition may also affect the value of      . Therefore, careful control of 
the barrier surface, the barrier/dielectric interface and the bulk dielectric charge is required in order to 
achieve reproducible threshold voltages. However, the complete elimination of this interfacial charge 
would seem to be impossible due to charge balance requirements on formation of the 2DEG.  
The large shift in Vth for the AlInN devices compared to the AlGaN devices mentioned earlier is 
remarkable when considering the larger capacitance (smaller voltage shift expected for the same fluorine 
charge) together with the higher polarization charge to be overcome in the former case. Details of the 
fluorine incorporation mechanisms in these systems are lacking, but it may be the case that it 
incorporates more efficiently in AlInN compared to AlGaN. In addition, maintaining crystal quality in 
AlInN is more challenging compared to AlGaN and this may also be an influencing factor. Future work 
aims to gain more insight into the fluorine implant mechanisms.  
The gate transfer characteristics and transconductance after optimized plasma treatment and deposition 
of 25 nm of SiNx under the gate show a high positive threshold voltage of +3V (figure 5). The peak 
transconductance is reduced to 60 mS/mm compared to that for devices without the dielectric, consistent 
with the reduced gate capacitance from the increase in overall gate to channel distance. However, the 
MIS structure combined with the high barrier due to the fluorine space charge, allows a forward gate 
voltage swing up to +10V, producing a maximum drain current of 367 mA/mm. One of the drawbacks 
of this structure is the severe hysteresis in drain current observed in transitioning from a high forward 
gate bias to a reverse bias. This is commonly assigned to electron transfer from the 2DEG into traps at 
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the interface between the barrier and dielectric under large forward bias which are subsequently slow to 
emit once the gate bias is reversed. Hysteresis was not observed in reference [11], most likely due to the 
limited forward bias achieved (+ 5 V). 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Conclusion 
 
We have demonstrated enhancement mode operation in AlInN/GaN HEMTs using fluorine ion 
implantation from plasma treatment. By controlling the fluorine implant to within the narrow AlInN 
barrier through optimization of the plasma RF power and exposure time, post implantation recovery of 
the high channel conductivity and transconductance through annealing is possible. The inclusion of SiNx 
under the gate to achieve increased positive threshold voltage requires the fluorine concentration to 
overcome the net barrier/dielectric interfacial charge, excluding that due to polarization. A reproducible 
threshold voltage therefore requires close control of both the plasma conditions and the interfacial 
charge. 
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Figure: 5 Gate transfer and transconductance plot of AlInN/GaN MISHEMT with 
fluorine implant and 25nm SiNx gate dielectric.  
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